
Solutions - Final Exam

(April 27th @ 7:00 pm)

Presentation and clarity are very important! Show your procedure!


PROBLEM 1 (11 PTS)

 Given the following circuit, complete the timing diagram. The LUT 6-to-6 implements the following function: *OLUT* = |*ILUT*| (absolute value), where *ILUT* is a 6-bit signed (2C) number, and *OLUT* is a 6-bit unsigned number. For example *ILUT* = -29 = 100011₂ → *OLUT* = |-29| = 29 (011101₂)



PROBLEM 2 (12 PTS)


• Complete the timing diagram of the following circuit. $G = G_3G_2G_1G_0 = 0110$, $Q = Q_3Q_2Q_1Q_0$




ELECTRICAL AND COMPUTER ENGINEERING DEPARTMENT, OAKLAND UNIVERSITY ECE-2700: Digital Logic Design

PROBLEM 3 (24 PTS)

- Sequence detector: The machine generates z = 1 when it detects the sequence 0100. Once the sequence is detected, the circuit looks for a new sequence.
- The signal E is an input enable: It validates the input x, i.e., if E=1, x is valid, otherwise x is not valid.



- Draw the State Diagram (any representation) of this circuit with inputs E and x and output z. (7 pts)
- Complete the State Table and the Excitation Table (8 pts.)
- Provide the excitation equations and the Boolean output equation (simplify your circuit: K-maps or Quine-McCluskey).
- Sketch the circuit. (3 pts)
- Which type is this FSM?
 Meany (Moore) Why?_____
- State Diagram, State Table, and Excitation Table:




resetn

This is a Mealy Machine. The output z depends on the input as well as on the present state.

• Excitation equations, minimization, and circuit implementation:

 $\begin{array}{l} Q_1(t+1) \leftarrow \bar{E}Q_1 + ExQ_0 + \bar{x}Q_1\overline{Q_0} \\ Q_0(t+1) \leftarrow \bar{E}Q_0 + E\bar{x}\overline{Q_1} + E\bar{x}\overline{Q_0} \\ z = E\bar{x}Q_1Q_0 \end{array}$



ELECTRICAL AND COMPUTER ENGINEERING DEPARTMENT, OAKLAND UNIVERSITY ECE-2700: Digital Logic Design

S1

0/0

1/0

1/

resetn = 0

0/1


S0

0/0

x/z

PROBLEM 4 (22 PTS)


- a) Given the following State Machine Diagram: (11 pts)
 - ✓ Provide the State Table and the Excitation Table (4 pts.)
 - \checkmark Get the excitation equations and the Boolean equation for z. (3 pts.) Use S0 (Q=00), S1 (Q=01), S2 (Q=10), S3 (Q=11) to encode the states.
 - \checkmark Sketch the Finite State Machine circuit. (3 pts.)




b) A synchronous circuit (with resetn and clock), is described by these excitation equations (E is a synchronous input): (11 pts.) $Q_1(t+1) \leftarrow Q_1(t).\overline{Q_0(t)} + \overline{E}.Q_1(t) + \overline{Q_1(t)}.Q_0(t)$


$$Q_0(t+1) \leftarrow E.Q_0(t) + \overline{E}.\overline{Q_0(t)}$$

- ✓ With flip flops and logic gates, sketch the circuit.
 - $Q_1(t+1) \leftarrow Q_1(t) \oplus Q_0(t) + \overline{E} \cdot Q_1(t)$ $Q_0(t+1) \leftarrow \overline{E \oplus Q_0(t)}$




✓ Complete the timing diagram. $Q = Q_1 Q_0$ (Tip: get the excitation table) (6 pts)





```
library ieee;
                                            architecture behavioral of circ is
use ieee.std logic 1164.all;
                                               type state is (S1, S2, S3);
                                               signal y: state;
entity circ is
                                            begin
   port ( clk, resetn: in std logic;
                                              Transitions: process (resetn, clk, r, p, q)
          r, p, q: in std_logic;
                                              begin
                                                 if resetn = '0' then y <= S1;
          x, w, z: out std logic);
end circ;
                                                 elsif (clk'event and clk = '1') then
                                                    case y is
                                                      when S1 =>
                                                         if r = '0' then
                                                            y <= S2;
            resetn=0
                                                         else
                                                            if p = '1' then y <= S3; else y <= S1; end if;
      S1
                                                         end if;
          w ← 1
                                                      when S2 =>
                                                         if q = '1' then y \le S1; else y \le S3; end if;
                              р
            r
                                                      when S3 =>
             0
                               1
                                                         if p = '1' then y \le S3; else y \le S2; end if;
                                                    end case;
                                                 end if;
                                              end process;
                                    1
                                              Outputs: process (y, r, p, q)
  x ← 1
           р
                              p
                                              begin
             0
                               0
                                                  x <= '0'; w <= '0'; z <= '0';
                                                  case y is
                 z ← 1
                                                     when S1 => w \leq 1';
                              ← 1
                0
                                                                 if r = 1' then x \le 1'; end if;
            q
                                                     when S2 => if p = '1' then x \leq '1'; end if;
                                                                 if q = '0' then z \le '1'; end if;
                                                     when S3 => if p = '0' then x \leq '1'; end if;
                                                  end case;
                                              end process;
                                            end behavioral;
```

 The figure shows an FSM model representing the circuit described in VHDL. The state (signal 'y' in the VHDL code) is represented by the bits Q₁ and Q₀.



- ✓ If we use S1 (Q=00), S2 (Q=01), S3 (Q=10) to encode the states, what is the Boolean equation for *w*? (2 pts.) $w = \overline{Q_1(t)}, \overline{Q_0(t)}$
- ✓ Circle the correct answer: (4 pts.)

The 'Outputs' process outputs depend on clock and resetn?	TRUE	FALSE
The relationship between $[r,p,q, present state]$ and $[next state]$ is described by:	Transitions Process	Outputs Process
The relationship between $[r,p,q, present state]$ and $[outputs x,w,z]$ is described by:	Transitions Process	Outputs Process
Is this a Mealy or a Moore FSM?	Moore	Mealy

PROBLEM 6 (18 PTS)

- Complete the timing diagram of the following digital circuit that includes an FSM (in ASM form) and a Datapath circuit. •
 - ✓ The behavior (on the clock tick) of the generic register is as follows:

